Abstract-In this paper, a nonisolated buck-boost singleinductor multiple-output (SIMO) dc-ac inverter for driving multiple independent high-frequency ac outputs of medium power is proposed. Compared with traditional bridge-type inverters, the proposed buck-boost SIMO inverter achieves 1) a smaller component count, 2) fully independent power control of its outputs, 3) better scalability in increasing the number of ac output channels, and 4) higher power efficiency. Operating in pseudo-continuous conduction mode, the rated power of each output channel of this inverter can be high while attaining zero cross regulation. The scalability factor of the proposed inverter is formally investigated and the theoretical maximum number of ac outputs is analytically derived. The targeted application of this SIMO-based inverter is for driving multiple transmitter coils to realize versatile multidevice medium-power wireless power transfer. A hardware prototype of a single-inductor three-output buck-boost inverter delivering a medium power of 8.4 W per output channel has been constructed. It is experimentally verified that precise and independent current regulation of individual transmitter coil is achievable with the proposed inverter.
I. INTRODUCTION

W
IRELESS power transfer (WPT) is undoubtedly one of the most rapidly emerging technologies, which has gained tremendous interests from academia and industry in recent years. It enables wireless power delivery to a myriad of consumer electronic devices such as mobile phones, tablets, laptops, wearable sensors, and even biomedical implants. Conventionally, a simple two-coil approach is used to realize WPT, which consists of a pair of transmitter coil and receiver coil. However, a major limitation of such a two-coil system is that only one single device can be charged at any point in time. It also suffers from unpredictable inductive link performance since the power transfer efficiency is highly dependent on the actual coil alignment and the operating distance between the transmitter and receiver coil [1] - [4] . In addition, a conventional two-coil WPT system provides a very limited set of design parameters (e.g., Q-factors and coupling k) for tuning the currents in the magnetic coils, which need to be optimized in order to attain sufficient power transfer efficiency (typically ࣘ 40%). Recently, a multicoil approach has become increasingly popular for a broader range of WPT applications such as the concurrent charging of multiple devices. In this approach, the transmitter contains multiple coils, which are often arranged as a coil array. Fig. 1 shows the printed circuit board (PCB) view of a real four-coil wireless power transmitter, which is in full compliance with the Qi standard [5] , [6] .
A key advantage of using multiple coils is that it increases the likelihood that one of the transmitter coils on the wireless charger aligns properly with the receiving coil on the end device. It significantly improves the freedom of positioning of the end device without sacrificing power transfer efficiency. More importantly, simultaneous charging of multiple electronic devices is made possible with such a multicoil charging system. It allows scalability and flexibility of the wireless charger, which caters for charging multiple devices rated at different power levels and charging speed. Nonetheless, a major challenge of using multiple transmitter coils in a multicoil WPT system is that it substantially increases the design complexity and buildof-material (BOM) cost of the wireless power transmitter.
A simple approach of implementing a multicoil wireless transmitter is to use multiple independent power inverters or amplifiers, one for each transmitter coil [7] − [11] . Fig. 2(a) shows the system architecture of this conventional multiple-inverter topology.
The power stage of each transmitter is made up of a singlephase power inverter and its corresponding LCL resonant network. Each inverter is powered from a single dc voltage supply and the energy is delivered to the receiver coil by means of an electromagnetic field, which is generated by LCL resonant tank comprising the matching inductor (L m ), the resonant capacitor (C r ), and the primary transmitter coil (L p ). In practice, the Fig. 3 . Circuit topology of the previously reported boost-only SITO inverter [17] .
power inverter can be implemented in several ways. For example, a highly efficient switched-mode class-E power amplifier is used to drive each transmitter coil [7] , [8] due to its simplicity and higher output power at the same supply voltage, as compared with the classical bridge-type class-D amplifier [9] . In [10] , the power inverter is actually implemented as a highspeed low-power amplifier because of its flexibility to change the amplitudes and phases of the voltages being applied to the transmitter coils. On the other hand, it has also been realized as a traditional full-bridge (or half-bridge) inverter for energizing each transmitter coil [11] . Regardless of the actual implementation, a major issue with this multi-inverter topology is that the number of power inverter increases linearly with the number of transmitter coils. This is very inefficient and costly as it forbids any sharing of components among the inverters. On the other hand, a three-stage power conversion architecture for driving multiple coils has been reported [11] - [15] , as shown in Fig. 2(b) . The first stage is characterized by a single full-bridge inverter, which performs dc-ac conversion. The second stage consists of a 1-by-N power demultiplexer, which selects one of the LC resonant circuits to be connected to the preceding inverter while the third stage is represented by a parallel combination of resonant circuits and the corresponding transmitter coils. Even though only one full-bridge inverter is used in this configuration, the implementation of the power demultiplexer is more complicated since it requires many discrete relays such as solid-state relays or FET switches. With a growing number of transmitter coils, a greater number of active devices is therefore required, which inevitably leads to a larger form factor, increased power loss, and higher costs. In addition, this topology requires two different sets of controllers, i.e., one for full-bridge inverter and another for the power demultiplexer. A larger number of coils will significantly complicate the controller design. In view of this, a low-power multichannel wireless transmitter based on a single-inductor three-output (SITO) boost-type inverter has recently been reported [17] . This topology enables a single-stage power conversion from a single dc power supply into multiple ac outputs by employing only one main inductor in the power stage, as illustrated in Fig. 3 .
Compared with the existing inverter topologies [7] - [16] , [18] - [24] , this SITO-based inverter topology requires a smaller number of power switches, gate drivers, and other passive components. In addition, only a single controller is needed to simultaneously regulate all the ac outputs. Despite its advantages, this topology suffers two major drawbacks: 1) the maximum output power is only 2 W per channel, which is insufficient to cope with the increasing power demands for future wireless charging pads and/or charging base stations and 2) the rms value of the sinusoidal output voltage must always be higher than the dc value of the input voltage, which unnecessarily restricts the types of load devices.
Hence, in this paper, a buck-boost single-inductor multipleoutput (SIMO)-based inverter topology is proposed which enables dc-ac power conversion from a dc power source (e.g., 12 V lithium-ion battery) into multiple independently controlled sinusoidal ac voltages with a wide load range. It is capable of delivering medium power levels with improved efficiency. Basically, the proposed SIMO inverter combines the function of an inverting buck-boost dc-dc SIMO topology and that of a parallel network of LC resonant tanks (which forms the dc-ac stage) into a single stage. It should be noted that the output voltage is negative with respect to ground since the inverting buck-boost topology is chosen for the power stage. Yet, the polarity of the output voltage is insignificant in this case since the outputs of the proposed inverter are sinusoidal in nature. The only subtle difference is that there is a 180°phase shift in the sinusoidal output voltage by reversing the output polarity. In principle, the functionality of the SIMO inverter remains unaffected regardless of whether an inverting buck-boost or a noninverting buck-boost topology is chosen for the power stage. But the inverting buck-boost topology is actually more preferable than the noninverting buck-boost topology because the former requires fewer number of power switches and diodes, which implies a smaller component count, lower BOM cost, ease of implementation, simplified control scheme, and higher power efficiency. By connecting a pair of free-wheeling switches across the main inductor, the inductor current could stay above zero, which allows the SIMO inverter to operate in pseudo-continuous conduction mode (PCCM) [25] − [27] . As a result, the output power can be further increased while still achieving minimal cross interference among the individual output channels. This paper is organized as follows. Section II presents the circuit topology of the proposed buck-boost SIMO inverter and its operating principle is discussed in Section III. Section IV provides a theoretical analysis of the SITO inverter. Section V presents the simulated results and the experimental results are included in Section VI. Finally, Section VII concludes our research efforts.
II. CIRCUIT TOPOLOGY OF THE SINGLE-STAGE BUCK-BOOST INVERTER
This section presents the circuit topology of the proposed buck-boost SIMO inverter. Fig. 4 provides a graphical illustration of the derivation of this topology. Fundamentally, the proposed topology is created through proper integration of an inverting buck-boost dc-dc converter [see Fig. 4(a) ] and a parallel network of LC resonant tanks [see Fig. 4(b) ]. Specifically, the ideal current source for driving the parallel resonant tanks can be replaced by the main inductor L in the buck-boost converter since the latter acts as a current source, which delivers the storage energy to each of the ac outputs sequentially. Since an inverting buck-boost topology is used, the current in the resonant tanks actually flows from ground to the output node via the resonant tank. The buck-boost dc-ac SIMO inverter with a total number of N sinusoidal ac outputs can therefore be obtained [see Fig. 4(c) ]. Only one single inductor L is required in the power stage to drive any number of the ac outputs. Indeed, the buck-boost converter and the resonant tanks can be combined naturally and easily to form a single stage as the two circuits share a common ground.
Without loss of generality, the circuit topology of a singlestage buck-boost SITO inverter with the inductor peak-current and valley-current control is shown in Fig. 5 .
The proposed SITO inverter transforms a single dc input voltage V in into three independent ac output voltages, namely V o1 , V o2 , and V o3 , and their rms values can be configured to be either above or below V in by adjusting the on-time duty ratio of the main switch (S main ). This inverter requires a total of nine power switches, i.e., one main switch (S main ), three pairs of output switches [(S out1a , S out1b ), (S out2a , S out2b ), (S out3a , S out3b )], and a pair of free-wheeling switches across the main inductor L (S 1,fw , S 2,fw ). The output currents flowing across S out1 , S out2 , S out3 are designated as I o1 , I o2 , and I o3 , respectively. The current flowing through the main inductor is represented by I L . Each of the three output branches consists of a parallel LC resonant tank (L oi , C oi ), which forms an integral part of the power stage, and an inductive load (L T i ) for modeling the wireless transmission coil, where i is the output index.
By enabling the two free-wheeling switches (S 1,fw , S 2,fw ) properly, the proposed SITO inverter can operate in PCCM [25] - [27] with a free-wheeling period during which the inductor current stays above zero. This SITO inverter in PCCM is capable of delivering larger load currents than that in discontinuous conduction mode (DCM) while still achieving zero cross regulation. It is worth noting that the two back-to-back free-wheeling switches are needed in order to prevent a direct short between the switching node V s and ground via the body diode of the free-wheeling switch. Imagine there is only one free-wheeling switch across the main inductor L (i.e., the top freewheeling switch S 1 , fw is removed and only the bottom freewheeling switch S 2,fw stays connected across L). When S out1 is turned ON and the sinusoidal output voltage V o1 attains a negative value in the second subinterval of PCCM (or DCM), V s will also become negative, which causes an unwanted reverse current from ground to V s via the body diode of S 2,fw (even though this switch is turned OFF). Obviously, this is not the intended circuit behavior. Consequently, two back-to-back free-wheeling MOSFETs with their body diodes pointing at each other are essential for the proposed SITO inverter.
For comparison purpose, Fig. 6 shows the power stage topology of the previously reported boost-only SITO inverter in DCM [17] versus that of the proposed buck-boost SITO inverter in PCCM.
In the boost-only SITO inverter [17] from Fig. 6 (a), a main diode D main is used to block an unwanted opposite current flow from ground to the negative output via the body diode of S main in the second subinterval of PCCM (or DCM). However, D main is no longer required in the proposed SITO inverter, as shown in Fig. 6(b) , because an inverting buck-boost topology is employed in the power stage. During the second subinterval when the output switch is turned ON, the sinusoidal output voltage (and also the voltage at the switching node V s ) has a negative value with respect to ground, which is also less than the input voltage V in . In the absence of an undesirable current flow from V s to V in via the body diode of S main , there is no need to connect D main in series with S main in the proposed inverter. In addition, Fig. 6(b) shows that in each of the three output branches, two back-to-back MOSFETs (e.g., S out1a , S out1b ) with their body diodes pointing toward each other are used in order to prevent an unwanted current flow from V in to the output node during the first subinterval. Suppose S out1b is removed and only S out1a remains connected in the first output branch. When S main is switched ON in the first subinterval and the instantaneous value of V o1 becomes lower than V in , an undesirable current will flow from V in to V o1 via the body diode of S out1a (even when S out1a is OFF). Two backto-back output MOSFETs are therefore required at each output branch. Since the proposed inverter does not require any blocking diodes, it incurs no diode conduction losses, which help improve the overall power efficiency. In general, for a total of N outputs, the power stage of the proposed buck-boost SIMO inverter requires a total of (2N + 3) power switches in PCCM or (2N + 1) power switches in DCM. On the other hand, the current-sensing circuit for the inductor current in the proposed inverter is much simplified because the main inductor L is referenced to ground, as depicted in Fig. 6(b) . Hence, no differential op amp is needed for sensing the inductor current. The current sensor can simply be implemented by using a small currentsensing resistor between L and ground. The voltage across this resistor can then be used as a feedback signal for detecting the peak-crossing and valley-crossing of the inductor current. The inductor peak-current limits for the three outputs are denoted as I L,peak1 , I L,peak2 , and I L,peak3 , respectively. The valley-current limit for all three outputs is represented by I L,valley . In PCCM, I L,valley has a positive value, whereas in DCM, I L,valley is zero.
III. OPERATING PRINCIPLE
In this section, the operating principle of the proposed buckboost SITO inverter is explained in detail. The same principle can easily be extended to a buck-boost SIMO inverter with a total of N outputs.
A. Waveforms and Equivalent Circuits
Fig. 7(a) shows the ideal waveforms of the ON/OFF status of all the switches, the inductor current, the input current, the output voltage, and the output current. The proposed SITO inverter is assumed to operate in PCCM at a fixed frequency with a switching period T s . Unlike DCM, the inductor current is nonzero (with a positive dc offset of I L,DC ) during the third subinterval in each switching period, i.e., (1-3), (2-3), and . Note that the first number within the parenthesis represents the output number and the second number represents the mode of operation. The proposed inverter can also operate in DCM in which the inductor current returns to zero in the third subinterval. Fig. 7 (b) shows the corresponding switching sequence of all the power switches.
For ease of discussion, the two back-to-back freewheeling MOSFETs in the actual circuit are modeled with a single ideal switch (S fw ). Likewise, the two back-to-back output MOSFETs in each output branch are represented by a single ideal switch (i.e., S out1 , S out2 , or S out3 ). Here, the on-time duty ratios of the main switch (S main ) corresponding to the first, second, and third outputs are uniquely represented as D 11 , D 21 , and D 31 , respectively. The duty ratio is primarily determined by the peak limit of the inductor current. Fig. 7 (a) illustrates the general case of the inverter having unique peak limits of the inductor current associated with the three individual outputs. The three output voltages also exhibit different peak-to-peak amplitudes. Hence, different output power levels can be generated for the SITO inverter, which is also referred to as unbalanced load condition. For the special case of balanced load, identical power levels will be generated for the three ac outputs. This is made possible by ensuring that the inductor peak current limit is the same for all the outputs. On the other hand, the valley limit of the inductor current is determined by the dc offset of the inductor current, i.e., I L,DC as depicted in Fig. 7 (a). All the outputs are assumed to have the same valley limit of the inductor current. It is interesting to note the direction of the output current during the second subinterval, namely (1-2), (2-2), and (3-2), when the main inductor releases its stored energy to the corresponding ac output. Since an inverting buck-boost topology is used in the power stage, the output current actually travels in the opposite direction, i.e., from ground to each of the output node (V o1 , V o2 , and V o3 ), during the second subinterval.
B. Operating Modes
For the proposed SITO inverter operating in PCCM, there are three unique modes of operation in each switching period T s .
Without loss of generality, the first output is used as an example for illustrative purpose. 
At the end of Mode 1, the inductor current reaches its peak value I L,pk , and can be mathematically expressed as
(1) where D 11 is the on-time duty ratio of the first output and I L,DC is the dc offset of the inductor current. When the inductor current reaches its peak value I L,pk , the inverter transitions from Mode 1 to Mode 2. Mode 1 for the first, second and third output are annotated as (1)- (1), (2)- (1), and (3)- (1), respectively, as shown in Fig. 7(a) 
is the instantaneous value of the sinusoidal voltage of the first output, as depicted in Fig. 7(a) . Since the inductor current (or output current) flows in the opposite direction from ground to the output node, m 2 has a negative value, which indicates a falling slope. In reality, m 2 varies with the instantaneous value of the sinusoidal output voltage. As a first-order approximation, V o1 (t) can be largely represented by the average value of the sinusoidal output voltage V o1,avg during Mode 2, which can be obtained as follows:
where V m is the amplitude of the sinusoidal output voltage V o1 , ω o is the resonant frequency in radians, and β is the phase angle in radians. It is important to realize that the switching period T s is onethird of the resonant period T o in the proposed SITO inverter, as depicted in Fig. 7(a) . Hence, T s can be expressed as
In general, for the SIMO inverter, T s = T o /n, where n is the number of ac outputs.
Therefore, by combining (2) and (3) and assuming zero phase angle (β = 0), V o1,avg can be written as
where
Equation (4) can be re-expressed in terms of the sine function as follows:
Equation (5) can be simplified by assuming that ( π 2 − θ 1 )and ( π 2 − θ 2 )are relatively small. Typically, the small-angle approximation is applied for angles less than 0.2443 radians (or about 14°), which produces a 1% error. In other words, ( π 2 − θ 1 ) and ( π 2 − θ 2 ) must be no greater than 0.2443, which implies that an additional design constraint
n ≥ 0.2111 must be satisfied. By default, D 11 is always smaller than 1. Hence, for a SITO inverter (n = 3), this design constraint is met as long as 0.6333 ≤ D 11 < 1. In principle, by increasing the peak limit of the inductor current for a particular switching period T s , a larger value of D 11 can therefore be obtained.
Hence, by applying the small-angle approximation, (5) can be reduced to
Equation (6) shows that the average value of the output voltage in Mode 2 is negative due to the fact that the inverting buck-boost topology is chosen for the power stage. In addition, the average value of the output voltage in Mode 2 can be largely represented by the amplitude of the output voltage. Intuitively, this approximation is valid if the time duration of Mode 2 is much shorter than the resonant period T o , i.e., D 12 T s << T o . This occurs when either the value of D 12 is relatively small or the total number of outputs n in the SIMO inverter becomes large. In other words, the average value of the output voltage in Mode 2 remains nearly constant at around V m . Consequently, the down-slope of the inductor current m 2 can be mathematically written as
The output switch S out1 remains ON until the nonzero valley current limit of the inductor is detected in PCCM (or zero current in DCM). At the end of Mode 2, S out1 is turned OFF and the inverter then transits from Mode 2 to Mode 3. In Fig. 7 , Mode 2 of the first, second, and third output are annotated as (1-2), (2-2), and (3-2), respectively.
3) Mode 3 (from time t 2 to t 3 ): The main switch S main and all the output switches (S out1 , S out2 , S out3 ) are OFF. Only the free-wheeling switch (S fw ) is ON in order to maintain a positive dc inductor current I L,DC during Mode 3 (which is also known as the free-wheeling cycle in PCCM). In Fig. 7 , Mode 3 of the first, second, and third outputs are annotated as (1-3), (2-3), and (3-3), respectively. In particular, the proposed SITO inverter can also operate in DCM by allowing the inductor current to return to zero in Mode 3. In this case, all the switches (including S fw ) remain OFF. It is important to realize that the main inductor L is connected to the output circuit only during Mode 2 in which the storage energy in L is injected into the output load. However, in Modes 1 and 3, the output circuit is self-resonating because it is fully decoupled from L. The above switching sequence is repeated for the second and third outputs in the next two switching cycles during which S out1 remains OFF while S out2 and S out3 are alternatively switched ON. Only one output switch can be turned ON at any switching cycle. The storage energy in L is distributed across the three outputs sequentially in a timeinterleaving manner. In general, the same switching sequence can be scaled conveniently for any number of ac outputs in an SIMO inverter. The energy being transferred from the shared inductor to each of the ac output loads can be independently controlled by adjusting the peak value of the inductor current corresponding to a particular output.
C. Switching Frequency
For the proposed SIMO inverter with n ac outputs, the switching frequency f sw is n times larger than the resonant frequency of the LC resonant tank f o . Mathematically, it can be expressed as follows:
where ω o is the resonant frequency in radians, L o and C o are the resonant inductor and resonant capacitor in each output resonant tank, respectively. For WPT applications, the resonant frequency follows that of the required standards, e.g., Qi wireless power standard ranges between 80 and 300 kHz for medium-power Qi chargers [5] , [6] . At a particular resonant frequency, the appropriate values of L o and C o in the output resonant tank can be determined.
IV. THEORETICAL DERIVATIONS
The analytical proof of sinusoidal oscillations of the output voltage in each of the three operating modes of the proposed buck-boost SITO inverter will be provided in this section. Without loss of generality, only the first output phase of the proposed SITO inverter is initially considered in the theoretical analysis. A general expression of the sinusoidal output voltage will then be derived, which can be applied to any of the three output phases of the SITO inverter. In addition, the scalability of SITO inverter to SIMO will be closely examined. A theoretical maximum number of ac outputs in the proposed SIMO inverter operating in either PCCM or DCM will be derived analytically. Fig. 8 shows the SITO inverter in Mode 1 operation. Since the output switch (S out1 ) is OFF, the output resonant circuit is completely separated from the dc voltage source (V in ).
A. Mode 1-Proof of Sinusoidal Oscillation
Since an inverting buck-boost topology is employed in the inverter, the branch current in the resonant tank (i.e., i C o1 , i Lo1 , and i T 1 ) actually flows from ground to the output node (V o1 ). By invoking KCL at the common ground node, the sum of branch currents in the resonant tank can therefore be expressed as
Equation (9) can also be rewritten in the s-domain as follows:
Since C o1 and L o1 are connected in parallel, V co1 (t) = V Lo1 (t) = −V o1 (t). The current flowing across the resonant capacitor i co (t) can be written as
By applying Laplace transform to (11), we have Similarly, the current through the resonant inductor in the s-domain can be expressed as
where I Lo1 is the initial value of the resonant inductor current, i.e., I Lo1 = i Lo1 (t 0 ). In Fig. 8 , the ac load consists of the resistor R T connected in series with the inductance of the transmitting coil L T . Hence, the current flowing across the ac load can be written as
where I T o is the initial current value through L T , i.e., I T o = i T (t 0 ). Now, by substituting (12), (13) , and (14) into (10), we have
By rearranging the terms in (15) , V o1 (s) can be solved as follows: (16) shown at the bottom of the previous page. can be reduced to (17) where
and
By invoking inverse Laplace transform to (17) , the output voltage can be expressed in the time domain as follows:
where 
From (21), it is proven that when the SIMO inverter operates in Mode 1, the output voltage v o1 (t) is a pure sinusoidal signal whose frequency is identical to the resonant frequency ω o of the L o1 C o1 resonant circuit. Fig. 9 shows the inverter in Mode 2 operation. Unlike the boost-only SIMO inverter [17] , the dc voltage source V in is disconnected from the output node V o1 in Mode 2 since the main switch S main is OFF. By using KVL, we have
B. Mode 2-Proof of Sinusoidal Oscillation
where v L (t) is the instantaneous voltage across the main inductor L and v o1 (t) is the instantaneous ac output voltage in the time domain. By applying Laplace Transform, (22) can be re-expressed as where I L (s) is the inductor current, I L,peak is the peak value of the inductor current, and V o1 (s) is the output voltage in the frequency domain.
, (10) can be rewritten as
where D 11 denotes the on-time duty ratio pertaining to Mode 1 for the first output. By invoking KCL at the common ground node (as shown in Fig. 9 ), we have
where i L (t) is the inductor current, i C o1 (t) is the current through the resonant capacitor C o1 , i Lo1 (t) is the current through the resonant inductor L o1 , and i T 1 (t) is the current through the transmitter coil L T 1 .
By applying Laplace Transform to (25), we have
, (27) can be expressed in terms of ω 1 as follows:
Now, by performing partial fraction expansion on the last term of (28) and rearranging, we have
Finally, by applying inverse Laplace transform to (29) , the output voltage in the time domain can be expressed in the following form:
Note that in steady-state condition, e . Equation (32) can therefore be rewritten in the following form:
Hence, it is proven that when the proposed buck-boost SIMO inverter operates in Mode 2, the output voltage v o1 (t) is a pure sinusoidal signal whose frequency is given by ω 1 =
In particular, when L >> L o1 , ω 1 ω 0 , i.e., the frequency of the sinusoidal output voltage in Mode 2 is approximately equal to the resonant frequency of the LC resonant tank when the value of the main inductor L is much larger than that of the resonant inductor L o1 . Fig. 10 shows the proposed buck-boost inverter operating in Mode 3. Both S main and S out1 are in their OFF position, which means that the resonant tank is completely separated from the main inductor L. Despite the fact that there is a free-wheeling current across the inductor (in PCCM), the circuit analysis in Mode 3 remains the same as that in Mode 1. The only difference between these two modes is that the initial values for the output voltage and the resonant current in Mode 3 are obtained at time t 2 (instead of t 0 ), as depicted in Fig. 7(a) . Consequently, the proof of sinusoidal oscillation in Mode 1 continues to apply to Mode 3 and it follows that the frequency of the sinusoidal output voltage in Mode 3 is identical to that in Mode 1, i.e.,
C. Mode 3-Proof of Sinusoidal Oscillation
ω o = 1 √ L o 1 C o 1 .
D. Generalized Mathematical Description for the Sinusoidal Output Voltage
The mathematical expressions of the output voltage for the three operating modes derived above correspond to the first output phase only, i.e., from time t 0 to t 3 [see Fig. 7(a) ]. Without loss of generality, the circuit parameters in the resonant tank are assumed to be the same for all the outputs. In general, the output voltage for the three operating modes can be expressed for any output phase in the following manner.
Mode 1: For
(34) where
and n is an integer.
Mode 2:
For
).
Mode 3: For t ∈ {t 2 + nT,
E. Extension From SITO to SIMO Inverter
An important property of the proposed inverter architecture is its extension (or scalability) of SITO to SIMO with N number of ac outputs. In practice, only a finite number of ac outputs can be realized in an SIMO inverter mainly because of the fixed energy storage in the main inductor L and the chosen resonant frequency. A theoretical upper limit of the total number of ac outputs for the proposed SIMO inverter architecture will be formally investigated here. Fig. 11 shows the timing diagram of the inductor current in a SIMO inverter. To maximize the number of outputs for a given resonant period T o , the SIMO inverter operates at the boundary condition between PCCM and CCM with no freewheeling period. This allows the inductor current to reach its maximum peak value at a particular switching frequency T s . Hence, for a given I L,DC , maximum storage energy in the main inductor will be transferred to each ac output sequentially in a timemultiplexing manner. For ease of discussion, the SIMO inverter is assumed to operate under balanced load condition in which the same power is delivered from the main inductor to each output channel.
In Mode 1 of each output phase, the input current (or the average inductor current) is given by
where n is a positive integer ranging from 0 to (N-1) and D on is the on-time duty ratio. Since the peak value of the inductor current is identical for all the outputs due to the balanced load condition, D on has the same value across all the outputs, i.e.,
Notice that the integral in (37) is represented by the blue shaded area as shown in Fig. 11 .
Hence, (37) can be expressed as
First, the ideal SIMO inverter is assumed to be lossless. Hence, the input power P in can be written as
(39) Since P in = P out for a lossless SIMO inverter (where P out is the output power per channel), we have
By rearranging the terms in (40) and applying T o = nT , the following quadratic equation can be obtained:
where n max is the maximum possible number of outputs.
The discriminant Δ of (41) is given by
Since Δ always takes a positive value, it implies that the quadratic equation in (41) has two real roots (r 1 , r 2 ) which can be represented as
Since n max must be a positive integer, the negative root is therefore eliminated. Hence, we have
Equation (44) defines the theoretical maximum total number of ac outputs in the proposed SIMO inverter operating at the boundary condition of PCCM and CCM. In periodic steady state, the net change of the inductor current I L in zero [see Fig. 11 ]. Hence, by invoking volt-second balance, we have
Since
, the on-time duty ratio D on can be expressed as
where V m is the amplitude of the sinusoidal output voltage and V in is the dc input voltage. By substituting (46) into (44), we have
From (47), the theoretical maximum number of outputs for the proposed SIMO inverter operating at the boundary condition of PCCM and CCM can be analytically derived. For simplicity, Fig. 12 . Plot of the theoretical maximum number of outputs (n max ) versus output power per channel (P out ) of the proposed SIMO inverter operating at the boundary condition between PCCM and CCM.
each output of the SIMO inverter is assumed to be connected to a pure resistive load R L , the real power P out can be expressed in terms of V m and R L as follows:
where V o,rms is the rms value of the output voltage and
. Hence, for a particular output power P out , V m can be easily determined from (48) for a fixed value of R L . As an example, the scalability of the proposed SIMO inverter is examined with these parameter values: I L,dc = 2 A, T o = 10 μs, L = 6 μH, and R L = 50 Ω. The relationship between n max and P out for three different values of the input voltage, i.e., V in = 5 V, 12 V, and 24 V, can be obtained from (47), which is graphically represented in Fig. 12 . Fig. 12 shows a general trend that the maximum achievable number of outputs decreases with increasing output power per channel. Intuitively, since the maximum amount of energy being stored in the main inductor is fixed, increasing the output power level means that fewer number of output channels can be attained in the SIMO inverter. Additionally, as the input voltage (or input power) is increased for a given output power, a larger number of outputs can be achieved in the SIMO inverter. Indeed, Fig. 12 is beneficial to a practical SIMO design because the maximum possible number of outputs at a given output power can be conveniently extracted from the plot.
In reality, the presence of the parasitic resistances (such as the ESR of the inductor or capacitor, the on-resistance of the power switch, etc.) in a practical SIMO inverter reduces the power conversion efficiency (η), i.e., P out = ηP in , where 0 < η < 1. Likewise, by applying P in = P out /η to (39) and then solving for n max , we have
Equation (49) gives a more realistic scalability model for the proposed SIMO inverter, which takes into consideration the effects of the power efficiency. For a given output power, as the power efficiency decreases, the maximum achievable number Fig. 13. 3-D plot showing the relationship between the theoretical maximum number of outputs (n max ) and the output power per channel (P out ) and the power conversion efficiency (η). of outputs will also be reduced. Fig. 13 contains a 3-D plot of the theoretical maximum number of ac outputs (n max ) versus the output power per channel (P out ) and the power efficiency (η). It can be seen from Fig. 13 that for a fixed output power per channel, an increasing number of outputs can be achieved in the proposed SIMO inverter by improving the power efficiency. Specifically, given an output power of 6 W per channel, the total number of outputs can be increased from 3 to 4 when the power efficiency is increased from 80% to 90% or above. Likewise, at a particular power efficiency, an increasing number of outputs can be realized by reducing the output power level per channel. For instance, at a power efficiency of 85%, the total number of outputs can be increased from 3 to 5 when the output power per channel reduces from 9 to 4 W.
In particular, when there is no dc offset in the inductor current, i.e., I dc = 0, the SIMO inverter operates in boundary conduction mode (BCM), which is a special case of DCM with no freewheeling period. Hence, by substituting I L, dc = 0 and P in = P out /η into (39), we have
Equation (50) defines the maximum total number of ac outputs in the proposed SIMO inverter operating in BCM.
V. SIMULATION VERIFICATION
Real-time simulations are conducted using the PSIM software in order to verify the functionality of the proposed buck-boost SITO inverter. The design specifications of the proposed SITO inverter are listed in Table I . For illustrative purpose, the following simulation verifications assume that each of the three outputs is connected to a pure resistive load, namely R T 1 or R T 2 or R T 3 .
First, the SITO inverter operating in PCCM under the balanced load condition is examined in which the three sinusoidal output voltages have the same frequency and magnitude. Fig. 14 shows the simulated waveforms of the buck-boost SITO inverter with three identical resistive loads.
The simulated results show that each of the three inverter output voltages has a sinusoidal-like shape with an rms value of around 11.5 V and a fundamental frequency of 100 kHz. It is interesting to note that there is some distortion in the output voltage during the transition from Mode 1 to Mode 2. This is mainly due to the fact that the value of the main inductor (L = 6 μF) is not much larger than that of the resonant inductor (L o = 11.5 μF) which causes the frequency in Mode 2 to be slightly greater than that in Mode 1. This has been mathematically verified in Section IV-B. Also, notice that the phase difference between any two outputs is 120°. In general, for an SIMO inverter, the phase difference between any two outputs is 2π/n, where n is the total number of ac outputs. The simulated results also verify that the proposed SITO inverter operates in PCCM since the inductor current I L has a nonzero dc offset of around 3.75 A during the freewheeling period. On the other hand, the SITO inverter operating in PCCM under the unbalanced load condition is also investigated. In this scenario, the three sinusoidal-like output voltages have the same frequency but different rms values. Fig. 15 shows the corresponding simulated waveforms.
For a fixed dc input voltage of 12 V, the simulated rms voltage values of the first, second, and third output are 11.50 V, 9.89 V, and 7.57 V, respectively. In contrast with the case of balanced load, the inductor current I L exhibits distinct peak values for each of the three outputs in this unbalanced load scenario [see Fig. 15 ]. With a fixed dc offset of the inductor current, the output power in each individual channel is regulated by adjusting the peak threshold of the inductor current. Hence, the simulated results verify that the proposed SITO inverter is capable of producing 100 kHz sine waves with low distortion regardless of whether the output load is balanced or unbalanced.
VI. EXPERIMENTAL VERIFICATION
Based on the design specifications from Table I , a hardware prototype of the proposed SITO inverter [see Fig. 16 ] is constructed for experimental verification. The power stage of the SITO inverter is implemented on a single PCB which contains discrete components and ICs, of which the part numbers are listed in Table II . This PCB has two layers with a copper thickness of 2 oz for reducing the trace resistance. For the custommade main inductor (L), the core material is N41. Its coil has a total of 4 turns and is made up of 240 strands of 38 AWG (0.1 mm) wires. For each of the three custom-made resonant inductors (L o1 , L o2 , L o3 ), the core material is T35. Its coil has a total of 8 turns and is made up of 60 strands of 38 AWG (0.1 mm) wires. In addition, three pairs of the off-the-shelf transmitting coil [28] and receiving coil [29] are used [see Fig. 16 ]. Each transmitting coil has only one layer with an inductance of 24 μH, a dc resistance (DCR) of 70 mΩ, and a rated current of 6 A. Each receiving coil also has one layer with an inductance of 7.3 μH, a DCR of 200 mΩ, and a rated current of 2.5 A.
In the experiment setup, the digital control logic [see Fig. 5 ] is realized using Xilinx Spartan-3E FPGA [30] . By detecting the peak-crossing and valley-crossing events of the inductor current, the digital controller generates the appropriate gate drive signals for all the power switches. A very small 50-mΩ currentsensing resistor is connected in series with the main inductor for sensing the inductor current. The voltage across the currentsensing resistor is amplified by a wide-bandwidth op amp [31] which has a unity-gain bandwidth of 200 MHz. A 4-ns fast comparator [32] is subsequently used to compare the output voltage from the op amp against the peak (or valley) threshold for each output channel in order to generate the logic signals to the FPGA.
The component count and the per-unit cost of each component are also listed in Table II . The total BOM cost of the power stage of the SITO inverter, excluding the receiver side and the feedback controller, is estimated to be around US$57.51 per unit. The actual BOM cost can be reduced for high volume production.
In the first experiment, a balanced load condition is investigated in which the three sinusoidal output voltages of the SITO inverter have the same amplitude. Each of the three outputs is initially connected to a pure resistive load of the same value (i.e., 22 Ω). Fig. 17 shows the measured waveforms of the inductor current I L and the corresponding output voltage (V o1 , V o2 or V o3 ) in each of the three independently-driver out- puts. Even though the waveforms shown in Fig. 17(a) and (b) are identical, their measurements are different. In particular, Fig. 17(a) shows that the measured rms values of the three output voltages which are 11.75, 11.112, and 11.178 V, respectively. Fig. 17(b) shows that the three output voltages have the same frequencies which are around 100 kHz with a phase difference of 120°. In either of these figures, the actual measurement values are indicated by the red box in the lower right corner. It is experimentally verified that the proposed SITO inverter produces three nearly identical sinusoidal-like output voltages of the same amplitude and frequency. No voltage spikes are observed in the three output voltages. Some distortion is seen in output voltage waveforms only when the SITO inverter makes a transition from Mode 1 to Mode 2, which is consistent between simulation and experiment. The measurement results clearly indicate that the SITO inverter operates in PCCM since the measured inductor current has a nonzero offset with a peak-to-peak value of 3.0 A. Fig. 18(a) shows the actual switching sequence for the gate drive signals of the main switch (S main ) and the three output switches (S out1 , S out2 , S out3 ). Fig. 18(b) shows the switching order for the gate drive signals of the main switch (S main ), the second output switch (S out2 ), and the freewheeling switch (S fw ).
In the second experiment, an unbalanced load condition is examined in which the SITO inverter produces different peak voltage amplitudes across the three outputs. Fig. 19 shows the measured waveforms of I L , V o1 , V o2 , and V o3 . Obviously, the three sinusoidal output voltages are shown to have distinct rms values. The measured rms values of V o1 , V o2 and V o3 are 11.372, Fig. 18 . Measured waveforms of (a) the switching sequence for the gate drive signals of the main switch (S main ) and the three output switches (S out1 , S out2 , S out3 ) and (b) the switching sequence for the gate drive signals of the main switch (S main ), the second output switch (S out2 ), and the freewheeling switch (S fw ). 9.185, and 7.975 V, respectively. Also, from Fig. 19 , it is observed that the measured inductor current has distinct peak values across the three output channels.
For practical applications of WPT, each of the three individual outputs in the proposed SITO inverter is now connected to an off-the-shelf transmitter coil that is tightly coupled with a loaded receiver coil [see Fig. 16 ]. Basically, the SITO inverter acts as a three-channel wireless power transmitter. Fig. 20 shows the measured waveforms of the output voltage corresponding to Table III contains the measured rms amplitude of the first harmonic (i.e., the fundamental frequency) as well as the first five harmonics of the fundamental. The measured total harmonic distortion is around 5.87%.
The unbalanced load scenario is also examined by employing the same experiment setup as shown in Fig. 16 . Fig. 21 shows that the measured waveforms of the three sinusoidal output In summary, the experimental results demonstrate that the proposed SITO inverter is capable of generating three sinusoidal output voltages with independent peak values from a single dc power supply. No noticeable cross regulation is observed in the SITO inverter operating in PCCM. The functionality of the digital controller is also experimentally verified. The inductor current flowing into each of the three output channels is independently regulated by using the peak and valley current control. Given an input power of 29.88 W, the measured power efficiency of the proposed SITO inverter at the rated output power of 8.4 W per channel (i.e., total output power of 25.2 W) is around 84.3%.
Table IV compares the power stage of the proposed SITO inverter topology with that of the prior art [7] - [10] , [14] , [15] , in terms of the number and type of amplifier or inverter, the number of transmitting (TX) or receiving (RX) coils, the total output power as well as the total number of switches and passive components being used.
For a fair comparison, the total number of switches listed in Table IV includes not only the power transistors inside the power amplifier (or inverter) but also any discrete switches in the power stage of the wireless power transmitter (e.g., the switches in the coil selection or power multiplexer circuit). Table IV , the proposed SITO inverter uses a reasonable number of switches and passive components, compared to the prior arts. For an increased output power level (>15 W), the SITO inverter topology employs a much smaller number of power switches than the multiple power amplifier topology reported in [9] . Both topologies use the same number of resonant inductors and resonant capacitors. Compared with its counterparts, the SITO inverter produces the highest total output power of 25 W (or more than 8 W per channel). It also supports a larger number of RX coils (i.e., 3 RX coils), which enables the charging of three independent devices simultaneously.
VII. CONCLUSION
This paper proposes a single-stage dc-ac buck-boost SIMO inverter, which employs only a single inductor in the power stage to generate multiple independent high-frequency sinusoidal output voltages. By adjusting the peak and valley current limits of the inductor current, the output power of each individual output channel can be independently controlled. The scalability of the SITO inverter to SIMO is formally investigated, which leads to a general mathematical model for predicting the maximum achievable number of ac outputs in the SIMO inverter. Compared with the previous boost-only SITO inverter, the proposed buck-boost SITO inverter can achieve a significantly higher output power rating of 8.4 W per channel. A useful application of this inverter is that it can act as a multichannel wireless transmitter for a multidevice wireless transfer system with low-tomedium power ratings. Both the simulated and experimental results confirm the effectiveness of the SITO inverter in achieving precise and independent power control across the three individual outputs with zero cross regulation.
